Abstract. Oblivious RAM (ORAM) is a cryptographic primitive that allows a trusted CPU to securely access untrusted memory, such that the access patterns reveal nothing about sensitive data. ORAM is known to have broad applications in secure processor design and secure multiparty computation for big data. Unfortunately, due to a logarithmic lower bound by Goldreich and Ostrovsky (J ACM 43(3): 1996), ORAM is bound to incur a moderate cost in practice. In particular, with the latest developments in ORAM constructions, we are quickly approaching this limit, and the room for performance improvement is small. In this paper, we consider new models of computation in which the cost of obliviousness can be fundamentally reduced in comparison with the standard ORAM model. We propose the oblivious network RAM model of computation, where a CPU communicates with multiple memory banks, such that the adversary observes only which bank the CPU is communicating with, but not the address offset within each memory bank. In other words, obliviousness within each bank comes for free-either because the architecture prevents a malicious party from observing the address accessed within a bank, or because another solution is used to obfuscate memory accesses within each bank-and hence we only need to obfuscate communication patterns between the CPU and the memory banks. We present new constructions for obliviously simulating general or parallel programs in the network RAM model. We describe applications of our new model in distributed storage applications with a network adversary.
Introduction
Oblivious RAM (ORAM), introduced by Goldreich and Ostrovsky [19, 20] , allows a trusted CPU (or a trusted computational node) to obliviously access untrusted memory (or storage) during computation, such that an adversary cannot gain any sensitive information by observing the data access patterns. Although the community initially viewed ORAM mainly from a theoretical perspective, there has recently been an upsurge in research on both new efficient algorithms (c.f. [8, 13, 25, 41, 44, 47, 50] ) and practical systems [9, 11, 12, 24, 34, 39, 42, 43, 48, 52] for ORAM. Still the most efficient ORAM implementations [10, 42, 44] require a relatively large bandwidth blowup, and part of this is inevitable in the standard ORAM model. Fundamentally, a well-known lower bound by Goldreich and Ostrovsky states that in a balls-and-bins model, which encompasses all known ORAM constructions, any ORAM scheme with constant CPU cache must incur at least (log N ) blowup, where N is the number of memory words, in terms of bandwidth and runtime. To make ORAM techniques practical in real-life applications, we wish to further reduce its performance overhead. However, since the latest ORAM schemes [44, 47] have practical performance approaching the limit of the GoldreichOstrovsky lower bound, the room for improvement is small in the standard ORAM model. In this paper, we investigate the following question:
In what alternative, practically-motivated, models of computation can we significantly lower the cost of oblivious data accesses?
We propose the network RAM (NRAM) model of computation and correspondingly, oblivious network RAM (O-NRAM). In this new model, one or more CPUs interact with M memory banks during execution. Therefore, each memory reference includes a bank identifier, and an offset within the specified memory bank. We assume that an adversary cannot observe the address offset within a memory bank, but can observe which memory bank the CPU is communicating with. In other words, obliviousness within each bank "comes for free". Under such a threat model, an oblivious NRAM (O-NRAM) can be informally defined as an NRAM whose observable memory traces (consisting of the bank identifiers for each memory request) do not leak information about a program's private inputs (beyond the length of the execution). In other words, in an O-NRAM, the sequence of bank identifiers accessed during a program's execution must be provably obfuscated.
Distributed Storage with a Network Adversary
Our NRAM models are motivated by the following application domain (and hence the name, network ORAM): Consider a scenario where a client (or a compute node) stores private, encrypted data on multiple distributed storage servers. We consider a setting where all endpoints (including the client and the storage servers) are trusted, but the network is an untrusted intermediary. In practice, trust in a storage server can be bootstrapped through means of trusted hardware such as the trusted platform module (TPM) or as IBM 4758; and network communication between endpoints can be encrypted using standard SSL. Trusted storage servers have also been built in the systems community [3] . On the other hand, the untrusted network intermediary can take different forms in practice, e.g., an untrusted network router or WiFi access point, untrusted peers in a peer-to-peer network (e.g., Bitcoin, TOR), or packet sniffers in the same LAN. Achieving oblivious data access against such a network adversary is precisely captured by our O-NRAM model.
Background: The PRAM Model
Two of our main results deal with the parallel RAM (PRAM) computational model, which is a synchronous generalization of the RAM computational model to the parallel processing setting. The PRAM computational model allows for an unbounded number of parallel processors with a shared memory spawned statically. Each processor may access any shared memory cell and read/write conflicts are handled in various ways depending on the type of PRAM considered:
• Exclusive Read Exclusive Write (EREW) PRAM A memory cell can be accessed by at most one processor in each time step.
• Concurrent Read Exclusive Write (CREW) PRAM A memory cell can be read by multiple processors in a single time step, but can be written to by at most one processor in each time step.
• Concurrent Read Concurrent Write (CRCW) PRAM A memory cell can be read and written to by multiple processors in a single time step. Reads are assumed to complete prior to the writes of the same time step. Concurrent writes are resolved in one of the following ways: (1) Common-all concurrent writes must write the same value; (2) Arbitrary-an arbitrary write request is successful; (3) Priorityprocessor id determines which processor is successful.
To realize a PRAM algorithm in practice, the algorithm must first be translated into standard code and then implemented on a particular architecture that supports the PRAM model. This is analogous to the case of algorithms in the RAM computational model, where various steps need to be taken under-the-hood in order to obtain an implementation for a specific architecture. The PRAM-On-chip project at UMD has demonstrated construction feasibility of the (so-called) XMT architecture, which supports the PRAM computational model [46] . Moreover, the work of Ghanim et al. [17] establishes that casting parallel algorithms using PARDO (the lockstep pseudo-code command used in PRAM textbooks to express parallelism) combined with a standard serial language (e.g., C) is all that is needed to get the same performance on XMT as the best manually optimized threaded code.
Results and Contributions
We introduce the oblivious network RAM model and conduct the first systematic study to understand the "cost of obliviousness" in this model. We consider running both sequential programs and parallel programs in this setting. We propose novel algorithms that exploit the "free obliviousness" within each bank, such that the obliviousness cost is significantly lower in comparison with the standard oblivious (parallel) RAMs. While we view our results as mainly theoretical, in many cases the concrete constants of our constructions are quite low. We therefore leave open the question of practically implementing our results and believe this is an interesting direction for future research. We give a summary of our results below.
First, in addition to the standard assumption that N := N (λ) for polynomial N (·), where N is the total number of memory words and λ is security parameter, all our results require that N ≥ λ. This holds in practical settings since λ is typically very small in comparison with the size of memory. Alternatively, we can view our results as being applicable to memory of any polynomial size N , but requiring a preliminary step of padding the memory up to size N = N + λ.
Given the above assumption, we now discuss our results for the oblivious network RAM model. Observe that if there are only O(1) number of memory banks, there is a trivial solution with O(1) cost: just make one memory access (real or dummy) to each bank for each step of execution. On the other hand, if there are (N ) memory banks each of constant size, then the problem approaches standard ORAM [19, 20] or OPRAM [7] . The intermediate parameters are therefore the most interesting. For simplicity, in this section, we mainly state our results for the most interesting case when the number of
, and each bank can store up to O( √ N ) words. In Sects. 3, 4 and 5, our results will be stated for more general parameter choices. We now state our results (see also Table 1 for an overview).
"Sequential-to-Sequential" Compiler First, we show that any RAM program can be obliviously simulated on a network RAM, consuming only O(1) words of local CPU Table 1 . A systematic study of "cost of obliviousness" in the network ORAM model. [20, 29] , small word size assumes at least log N bits per word-enough to store a virtual address of the word cache, with O(log N ) blowup in both runtime and bandwidth, where-throughout the paper-when we say the complexity of our scheme is O( f (N )), we mean that for any choice of h(N ) = ω( f (N )), our scheme attains complexity g(N ) = O(h(N )). Further, when the RAM program has (log 2 N ) memory word size, it can be obliviously simulated on network RAM with only O(1) bandwidth blowup (assuming non-uniform memory word sizes as used by Stefanov et al. in [43] ). In comparison, the best-known (constant CPU cache) ORAM scheme has roughly O(log N ) bandwidth blowup for (log 2 N ) memory word size [47] . For smaller memory words, the best-known ORAM scheme has O(log 2 / log log N ) blowup in both runtime and bandwidth [29] .
"Parallel-to-Sequential" Compiler We demonstrate that parallelism can facilitate obliviousness, by showing that programs with a "sufficient degree of parallelism"-specifically, programs which have P := P(λ) ∈ ω(M log N ) number of operations (where λ is security parameter) that can be executed in parallel at each time step-can be obliviously simulated in the network RAM model with only O(1) blowup in runtime and bandwidth. Here, we consider parallelism as a property of the program, but are not in fact executing the program on a parallel machine. The overhead stated above is for the sequential setting, i.e., considering that both NRAM and O-NRAM have a single processor. Our compiler works when the underlying PRAM program is in the EREW, CREW or common/arbitrary/priority CRCW model. Note that a PRAM-supporting architecture is not required for realization of this result, since the final compiled program is executed in a sequential setting. We use only the fact that the underlying algorithm can be modeled, in a theoretical sense, as a PRAM algorithm.
Beyond the low overhead discussed above, our compiled sequential O-NRAM has the additional benefit that it allows for an extremely simple prefetching algorithm. In recent work, Yu et al. [53] proposed a dynamic prefetching algorithm for ORAM, which greatly improved the practical performance of ORAM. We note that our parallel-to-sequential compiler achieves prefetching essentially for free: Since the underlying PRAM program will make many parallel memory accesses to each bank, and since the compiler knows these memory addresses ahead of time, these memory accesses can automatically be prefetched. We note that a similar observation was made by Vishkin [45] , who suggested leveraging parallelism for performance improvement by using (compile-time) prefetching in serial or parallel systems.
"Parallel-to-Parallel" Compiler Finally, we consider oblivious simulation in the parallel setting. We show that for any parallel program executing in t parallel steps with P = M 1+δ processors, we can obliviously simulate the program on a Network PRAM with P := P (λ) ∈ O(P/ log * P) processors (where λ is security parameter), running in O(t log * P) time, thereby achieving O(log * P) blowup in parallel time and bandwidth, and optimal work. In comparison, the best-known OPRAM scheme has poly log N blowup in parallel time and bandwidth. The compiler works when the underlying program is in the EREW, CREW, common CRCW or arbitrary CRCW PRAM model. The resulting compiled program is in the arbitrary CRCW PRAM model. Therefore, this is the only result presented in this paper whose realization requires a PRAM-supporting architecture.
Technical Highlights
Our most interesting technique is for the parallel-to-parallel compiler. We achieve this through an intermediate stepping stone where we first construct a parallel-to-sequential compiler (which may be of independent interest).
At a high level, the idea is to assign each virtual address to a pseudorandom memory bank (and this assignment stays the same during the entire execution). Suppose that a program is sufficiently parallel such that it always makes memory requests in P := P(λ) ∈ ω(M log N )-sized batches. For now, assume that all memory requests within a batch operate on distinct virtual addresses-if not we can leverage a hash table to suppress duplicates, using an additional "scratch" bank as the CPU's working memory. Then, clearly each memory bank will in expectation serve P/M requests for each batch. With a simple Chernoff bound, we can conclude that each memory bank will serve O(P/M) requests for each batch, except with negligible probability. In a sequential setting, we can easily achieve O(1) bandwidth and runtime blowup: for each batch of memory requests, the CPU will sequentially access each bank O(P/M) number of times, padding with dummy accesses if necessary (see Sect. 4).
However, additional difficulties arise when we try to execute the above algorithm in parallel. In each step, there is a batch of P memory requests, one coming from each processor. However, each processor cannot perform its own memory request, since the adversary can observe which processor is talking to which memory bank and can detect duplicates (note this problem did not exist in the sequential case since there was only one processor). Instead, we wish to 1. hash the memory requests into buckets according to their corresponding banks while suppressing duplicates; and 2. pad the number of accesses to each bank to a worst-case maximum-as mentioned earlier, if we suppressed duplicate addresses, each bank has O(P/M) requests with probability 1 − negl(λ).
At this point, we can assign processors to the memory requests in a round-robin manner, such that which processor accesses which bank is "fixed". Now, to achieve the above two tasks in O(log * P) parallel time, we need to employ non-trivial parallel algorithms for "colored compaction" [4] and "static hashing" [5, 18] , for the arbitrary CRCW PRAM model, while using a scratch bank as working memory (see Sect. 5).
Related Work
Oblivious RAM (ORAM) was first proposed in a seminal work by Goldreich and Ostrovsky [19, 20] where they laid a vision of employing an ORAM-capable secure processor to protect software against piracy. In their work, Goldreich and Ostrovsky showed both a poly-logarithmic upper-bound (commonly referred to as the hierarchical ORAM framework) and a logarithmic lower-bound for ORAM-both under constant CPU cache. Goldreich and Ostrovsky's hierarchical construction was improved in several subsequent works [6, 23, 25, 29, 37, [49] [50] [51] . Recently, Shi et al. proposed a new, tree-based paradigm for constructing ORAMs [41] , thus leading to several new constructions that are simple and practically efficient [8, 13, 44, 47] . Notably, circuit ORAM [47] partially resolved the tightness of the Goldreich-Ostrovsky lower bound, by showing that certain stronger interpretations of their lower bound are indeed tight.
Theoretically, the best-known ORAM scheme (with constant CPU cache) for small O(log N )-sized memory words 1 is a construction by Kushilevitz et al. [29] , achieving O(log 2 N / log log N ) bandwidth and runtime blowup. Path ORAM (variant with O(1) CPU cache [48] ) and circuit ORAM can achieve better bounds for bigger memory words. For example, circuit ORAM achieves O(log N ) bandwidth blowup for a word size of (log 2 N ) bits; and O(log N ) runtime blowup for a memory word size of N bits where 0 < < 1 is any constant within the specified range.
ORAMs with larger CPU cache sizes (caching up to N α words for any constant 0 < α < 1) have been suggested for cloud storage outsourcing applications [23, 43, 51] . In this setting, Goodrich and Mitzenmacher [23] first showed how to achieve O(log N ) bandwidth and runtime blowup.
Other than secure processors and cloud outsourcing, ORAM is also noted as a key primitive for scaling secure multiparty computation to big data [26, 30, 47, 48] . In this context, Wang et al. [47, 48] pointed out that the most relevant ORAM metric should be the circuit size rather than the traditionally considered bandwidth metrics. In the secure computation context, Lu and Ostrovsky [31] proposed a two-server ORAM scheme that achieves O(log N ) runtime blowup. Similarly, ORAM can also be applied in other RAM model cryptographic primitives such as (reusable) Garbled RAM [14] [15] [16] 32, 33] .
Goodrich and Mitzenmacher [23] and Williams et al. [52] observed that computational tasks with inherent parallelism can be transformed into efficient, oblivious counterparts in the traditional ORAM setting-but our techniques apply to the NRAM model of computation. Finally, oblivious RAM has been implemented in outsourced storage settings [42, 43, 49, 51, 52] , on secure processors [9, 11, 12, 34, 35, 39] , and atop secure multiparty computation [26, 47, 48] . [7] Recently, Boyle et al. [7] proposed oblivious parallel RAM, and presented a construction for oblivious simulation of PRAMs in the PRAM model. Our result is incomparable to their result: Our security model is weaker than theirs since we assume obliviousness within each memory bank comes for free; on the other hand, we obtain far better asymptotical and concrete performance. We next elaborate further on the differences in the results and techniques of the two works. Boyle et al. [7] provide a compiler from the EREW, CREW and CRCW PRAM models to the EREW PRAM model. The security notion achieved by their compiler provides security against adversaries who see the entire access pattern, as in standard oblivious RAM. However, their compiled program incurs a poly log overhead in both the parallel time and total work. Our compiler is a compiler from the EREW, CREW, common CRCW and arbitrary CRCW PRAM models to the arbitrary CRCW PRAM model and the security notion we achieve is the weaker notion of oblivious network RAM, which protects against adversaries who see the bank being accessed, but not the offset within the bank. On the other hand, our compiled program incurs only a log * time overhead and its work is asymptotically the same as the underlying PRAM. Both our work and the work of [7] leverage previous results and techniques from the parallel computing literature. However, our techniques are primarily from the CRCW PRAM literature, while [7] use primarily techniques from the low-depth circuit literature, such as highly efficient sorting networks.
Comparison of Our Parallel-to-Parallel Compiler with the Work of

Definitions
Background: Random Access Machines (RAM)
We consider RAM programs to be interactive stateful systems , state, D , consisting of a memory array D of N := N (λ) memory words, for polynomial N (λ) ∈ (λ) and security parameter λ, a CPU state denoted state, and a next-instruction function which given the current CPU state and a value rdata read from memory, outputs the next instruction I and an updated CPU state denoted state : 
Parallel RAM
To formally characterize what it means for a program to exhibit a sufficient degree of parallelism, we will formally define a P-parallel RAM. In this section, the reader should think of parallelism as a property of the program to be simulated-we actually characterize costs assuming both the non-oblivious and the oblivious programs are executed on a sequential machine (different from Sect. 5).
An P-parallel RAM machine is the same as a RAM machine, except the nextinstruction function outputs P instructions which can be executed in parallel.
The instructions I 1 , . . . , I P satisfy one of the following:
• All of I 1 , . . . , I P are set to (stop, z) (with the same z).
• All of I 1 , . . . , I P are either of the form. (read, vaddr, ⊥) or (write, vaddr, wdata).
Finally, the state state has size at most O(P).
In an intermediate result in Sect. 4.1, we will consider a special case where in each parallel step of the PRAM execution, the memory requests made by each processor in the P-parallel RAM have distinct addresses-we refer to this model as a restricted PRAM. A formal definition follows. 
Definition 2. (Restricted
P-parallel RAM) For a P-parallel RAM denoted PRAM := D,
Network RAM (NRAM)
Network RAM A network RAM (NRAM) is the same as a regular RAM, except that memory is distributed across multiple banks, Bank 1 , . . . , Bank M . In an NRAM, every virtual address vaddr can be written in the format vaddr :
, is the bank identifier, and offset is the offset within the Bank m .
Otherwise, the definition of NRAM is identical to the definition of RAM.
Probabilistic NRAM Similar to the probabilistic RAM notion formalized by Goldreich and Ostrovsky [19, 20] , we additionally define a probabilistic NRAM. A probabilistic NRAM is an NRAM whose CPU state is initialized with randomness ρ (that is unobservable to the adversary). If an NRAM is deterministic, we can simply assume that the CPU's initial randomness is fixed to ρ := 0. Therefore, a deterministic NRAM can be considered as a special case of a probabilistic NRAM.
Outcome of Execution
Throughout the paper, we use the notation RAM(x) or NRAM(x) to denote the outcome of executing a RAM or NRAM on input x. Similarly, for a probabilistic NRAM, we use the notation NRAM ρ (x) to denote the outcome of executing on input x, when the CPU's initial randomness is ρ.
Oblivious Network RAM (O-NRAM)
Observable Traces To define oblivious network RAM, we need to first specify which part of the memory trace an adversary is allowed to observe during a program's execution. As mentioned earlier in the introduction, each memory bank has trusted logic for encrypting and decrypting the memory offset. The offset within a bank is transferred in encrypted format on the memory bus. Hence, for each memory access op := "read" or op := "write" to virtual address vaddr := (m, offset), the adversary observes only the op-code op and the bank identifier m, but not the offset within the bank.
Definition 3. (Observable traces)
For a probabilistic NRAM, we use the notation Tr ρ (NRAM, x) to denote its observable traces upon input x, and initial CPU randomness ρ:
where T is the total execution time of the NRAM, and (op i , m i ) is the op-code and memory bank identifier during step i ∈ [T ] of the execution.
We remark that one can consider a slight variant model where the op-codes {op i } i∈ [T ] are also hidden from the adversary. Since to hide whether the operation is a read or write, one can simply perform one read and one write for each operation-the differences between these two models are insignificant for technical purposes. Therefore, in this paper, we consider the model whose observable traces are defined in Definition 3).
Oblivious Network RAM Intuitively, an NRAM is said to be oblivious, if for any two inputs x 0 and x 1 resulting in the same execution time, their observable memory traces are computationally indistinguishable to an adversary.
For simplicity, we define obliviousness for NRAMs that run in deterministic T time regardless of the inputs and the CPU's initial randomness. One can also think of T as the worst-case runtime, and that the program is always padded to the worst-case execution time. Oblivious NRAM can also be similarly defined when its runtime is randomizedhowever we omit the definition in this paper.
Definition 4. (Oblivious network RAM)
Consider an NRAM that runs in deterministic time T := T (λ) ∈ poly(λ). The NRAM is said to be computationally oblivious if no polynomial-time adversary A can win the following security game with more than 1 2 + negl(λ) probability. Similarly, the NRAM is said to be statistically oblivious if no adversary, even computationally unbounded ones, can win the following game with more than 1 2 + negl(λ) probability.
• A chooses two inputs x 0 and x 1 and submits them to a challenger.
• The challenger selects ρ ∈ {0, 1} λ , and a random bit b ∈ {0, 1}. The challenger executes NRAM with initial randomness ρ and input x b for exactly T steps, and gives the adversary Tr ρ (NRAM, x b ).
• A outputs a guess b of b, and wins the game if b = b.
Notion of Simulation
Definition 5. (Simulation) We say that a deterministic RAM := , state, D can be correctly simulated by another probabilistic NRAM := , state , D if for any input x for any initial CPU randomness ρ, RAM(x) = NRAM ρ (x). Moreover, if NRAM is oblivious, we say that NRAM is an oblivious simulation of RAM.
Below, we explain some subtleties regarding the model, and define the metrics for oblivious simulation.
Uniform Versus Non-uniform Memory Word Size
The O-NRAM simulation can either employ uniform memory word size or non-uniform memory word size. For example, the non-uniform word size model has been employed for recursion-based ORAMs in the literature [44, 47] . In particular, Stefanov et al. describe a parametrization trick where they use a smaller word size for position map levels of the recursion [44] .
Metrics for Simulation Overhead
In the ORAM literature, several performance metrics have been considered. To avoid confusion, we now explicitly define two metrics that we will adopt later. If an NRAM correctly simulates a RAM, we can quantify the overhead of the NRAM using the following metrics.
• Runtime Blowup If a RAM runs in time T , and its oblivious simulation runs in time T , then the runtime blowup is defined to be T /T . This notion is adopted by Goldreich and Ostrovsky in their original ORAM paper [19, 20] .
• Bandwidth Blowup If a RAM transfers Y bits between the CPU and memory, and its oblivious simulation transfers Y bits, then the bandwidth blowup is defined to be Y /Y . Clearly, if the oblivious simulation is in a uniform word size model, then bandwidth blowup is equivalent to runtime blowup. However, bandwidth blowup may not be equal to runtime blowup in a non-uniform word size model.
In this paper, we consider oblivious simulation of RAMs in the NRAM model, and we focus on the case when the oblivious NRAM has only O(1) words of CPU cache.
Network PRAM (NPRAM) Definitions
Similar to our NRAM definition, an NPRAM is much the same as a standard PRAM, except that (1) memory is distributed across multiple banks, Bank 1 , . . . , Bank M ; and (2) every virtual address vaddr can be written in the format vaddr := (m, offset), where m is the bank identifier, and offset is the offset within the Bank m . We use the notation Pparallel NPRAM to denote an NPRAM with P := P(λ) parallel processors, each with O(1) words of cache. If processors are initialized with secret randomness unobservable to the adversary, we call this a probabilistic NPRAM.
Observable Traces In the NPRAM model, we assume that an adversary can observe the following parts of the memory trace: (1) which processor is making the request; (2) whether this is a read or write request; and (3) which bank the request is going to. The adversary is unable to observe the offset within a memory bank.
Definition 6. (Observable traces for NPRAM)
For a probabilistic P-parallel NPRAM, we use Tr ρ (NPRAM, x) to denote its observable traces upon input x, and initial CPU randomness ρ (collective randomness over all processors):
where T is the total parallel execution time of the NPRAM, and {(
} is of the op-codes and memory bank identifiers for each processor during parallel step i ∈ [T ] of the execution.
Based on the above notion of observable memory trace, an oblivious NPRAM can be defined in a similar manner as the notion of O-NRAM (Definition 4).
Metrics We consider classical metrics adopted in the vast literature on parallel algorithms, namely, the parallel runtime and the total work. In particular, to characterize the oblivious simulation overhead, we will consider
• Parallel Runtime Blowup The blowup of the parallel runtime comparing the O-NPRAM and the NPRAM.
• Total Work Blowup The blowup of the total work comparing the O-NPRAM and the NPRAM. If the total work blowup is O(1), we say that the O-NPRAM achieves optimal total work. 
Sequential Oblivious Simulation
First Attempt: Oblivious NRAM with O(M) CPU Cache
Our idea is inspired by the partition-based ORAM idea described by Stefanov, Shi, and Song [43] . For simplicity, like in many earlier ORAM works [20, 41] , we focus on presenting the algorithm for making memory accesses, namely the Access algorithm. A description of the full O-NRAM construction is apparent from the Access algorithm: basically, the CPU interleaves computation (namely, computing the next-instruction function ) with the memory accesses. CPU Private Cache The CPU needs to maintain the following metadata:
• A position map that stores which bank each memory word currently resides in. We use the notation position[vaddr] to denote the bank identifier for the memory word at virtual address vaddr. Although storing the position map takes O(N log M) bits of CPU cache, we will later describe a recursion technique [41, 43] 
For now, consider that the eviction cache is stored in the CPU cache, such that accesses to the eviction cache do not introduce memory accesses. Later in Sect. 3.2, we will move the eviction cache to a separate scratch bank-it turns out there is a small technicality with that requiring us to use a deamortized Cuckoo hash table [2] . Figure 1 describes the algorithm for making a memory access. To access a memory word identified by virtual address vaddr, the CPU first looks up the position map m := position[vaddr] to find the bank identifier m where the memory word vaddr currently resides. Then, the CPU fetches the memory word vaddr If op = read, the input parameter wdata = None, and the Access operation returns the newly fetched word. If op = write, the Access operation writes the specified wdata to the memory word identified by vaddr, and returns the old value of the word at vaddr.
Memory Access Operations
from either the queue queue[m] or the bank m. In the former case, the ReadAndRm primitive sequentially scans through each element in queue[m] to retrieve data stored at vaddr. For the latter case, since the set of vaddr's stored in any bank may be discontinuous, we first assume that each bank implements a hash table such that one can look up each memory location by its vaddr using ReadBank. Later, we will describe how to instantiate this hash table (Theorem 1).
After fetching the memory word vaddr, the CPU assigns it to a fresh random bank m. However, to avoid leaking information, the memory word is not immediately written back to the bank m. Instead, recall that the CPU maintains M queues for buffering memory words before write-back. At this point, the memory word at address vaddr is added to queue[ m]-signifying that the memory word vaddr is scheduled to be written back to Bank m .
Background Eviction
To prevent the CPU's eviction queues from overflowing, a background eviction process obliviously evicts words from the queues back to the memory banks. One possible eviction strategy is that, on each data access, the CPU chooses ν = 2 queues for eviction-by sequentially cycling through the queues. When a queue is chosen for eviction, an arbitrary word is popped from the queue and written back to the corresponding memory bank. If the chosen queue is empty, a dummy word is evicted to prevent leaking information. Stefanov et al. proved that such an eviction process is fast enough so that the CPU's eviction cache load is bounded by O(M) except with negligible probability [43] -assuming that M ∈ ω(log N ). Evict(cnt) Fig. 2 . Background eviction algorithms with eviction rate ν. SeqEvict linearly cycles through the eviction queues to evict from. If a queue selected for eviction is empty, evict a dummy word for obliviousness. Counter cnt is a global variable.
Proof. The proof follows from Stefanov et al. [43] , and is a straightforward application of Chernoff bound. A first idea is to implement a standard Cuckoo hash table [38] for each memory bank. In this way, lookup is worst-case constant time, whereas insertion is average-case constant time, and worst-case O(log N ) time to achieve a failure probability negligible in N . To ensure obliviousness, we can not reveal the insertion time-for example, insertion time can reveal the current usage of each bank, which in turns leaks additional information about the access pattern. However, we do not wish to incur this worst-case insertion time upon every write-back.
Instantiating the Per-Bank Hash
To deal with this issue, we will rely on a deamortized Cuckoo hash table such as the one described by Arbitman et al. [2] . Their idea is to rely on a small queue that temporarily buffers the pending work associated with insertions. Upon every operation, perform a fixed amount of work at a rate faster than the amortized insertion cost of a standard Cuckoo hash table. For our application, we require that the failure probability be negligible in security parameter, λ. Therefore, we introduce a modified version of Arbitman et al.'s theorem [2] as stated below. In the above, the O(s) part of the space corresponds to the two tables T 0 and T 1 for storing the elements of the hash table, and the additional O(N δ ) space is for implementing the pending work queue (see Arbitman et al. [2] for more details). Specifically, Arbitman et al. suggested that the work queue be implemented with constant number k of standard hash tables which are N δ , for δ < 1, in size. To achieve negligible failure probability, we instead set k = k(N ) to be any k(N ) ∈ ω(1). We will discuss the details of our modified construction and analysis in Sect. 6.
Recursion
In the above scheme, the CPU stores both a position map of (N log N ) bits, and an eviction cache containing (M) memory words. On each data access, the CPU reads (w) bits assuming each memory word is of w bits. Therefore, the bandwidth blowup is O (1) .
We now show how to rely on a recursion idea to avoid storing this position map inside the CPU-for now, assume that the CPU still stores the eviction cache, which we will get rid of in Sect. 3.2. The idea is to recursively store the position map in smaller oblivious NRAMs.
In particular, consider ONRAM 0 to be the actual data ONRAM, whose position map contains N words. Then, the position map can be organized into N /c blocks by combining each c words into one data block. In this case, the position map can be stored in a ONRAM, called ONRAM 1 , of capacity N /c with a block size to be cw. Since ONRAM 1 also needs to store a position map, we can recursively apply the same idea to construct ONRAM 2 , ONRAM 3 , . . . ,. Note that the capacity for ONRAM k is N /c k , while its word size is always cw. Given c is a constant, e.g., c ≥ 2, we know that there are at most k = log N / log c ∈ O(log N ) level of recursions to reach ONRAM k with a constant capacity. In this structure, ONRAM 0 is the actual data ONRAM, while others are metadata ONRAMs.
To access a memory word in ONRAM 0 , the client first makes a position map lookup in ONRAM 1 which triggers a recursive call to look up the position of the position in ONRAM 2 , and so on. The original binary-tree ORAM [41] described a simple way to parametrize the recursion, using a uniform memory word size across all recursion levels. Later schemes [44, 47] , however, described new tricks to parametrize the recursion, where a different memory word size is chosen for all the metadata levels than the data level (i.e., ONRAM 0 )-the latter trick allows one to reduce the bandwidth blowup for reasonably big memory words size. Below, we describe these parametrizations, state the bandwidth blowup and runtime blowup we achieve in each setting. Recall that as mentioned earlier, the bandwidth blowup and runtime blowup equate for a uniform memory word size setting; however, under non-uniform memory word sizes, the two metrics may not equate.
• Uniform Memory Word Size The depth of recursion is smaller when the memory word is larger.
-Assume that each memory word is at least c log N bits in size for some constant c > 1. In this case, the recursion depth is O(log N ). Hence, the resulting O-NRAM has O(log N ) runtime blowup and bandwidth blowup. -Assume that each memory word is at least N bits in size for some constant 0 < < 1. In this case, the recursion depth is O(1). Hence, the resulting O-NRAM has O(1) runtime blowup and bandwidth blowup.
• Non-uniform Memory Word Size Using a parametrization trick by Stefanov et al. [44] , we can parametrize the position map recursion levels to have a dif-ferent word size than the data level. Of particular interest is the following point of parametrization:
-Assume that each memory word of the original RAM is W := W (λ) ∈ (log 2 N ) bits-this will be the word size for the data level of the recursion. For the position map levels, we will use a word size of (log N ) bits. In this way, the recursion depth is O(log N ). For each access, the total number of bits transferred include one data word of W bits, and O(log N ) words of O(log N ) bits. Thus, we achieve O(1) bandwidth blowup, but O(log N ) runtime blowup.
Finally, observe that we need not create separate memory banks for each level of the recursion. In fact, the recursion levels can simply reuse the memory banks of the top data level, introducing only a constant factor blowup in the size of the memory bank.
Achieving O(1) Words of CPU Cache
We now explain how to reduce the CPU cache size to O(1), while storing the eviction queues in a separate scratch bank. It turns out that there is a small technicality when we try to do so, requiring the use of a special data structure as described below. When we move the eviction queues to the scratch bank, we would like each queue to support the operations: pop(), push() and ReadAndRm(), as required by algorithms in Figs. 1 and 2 with worst-case O(1) cost except with negl(λ) failure probability. While a simple queue supports pop() and push() with these time bounds, it does not support ReadAndRm(). To achieve this, the scratch bank will maintain the following structures:
• Store M eviction queues supporting only pop() and push() operations. The total number of elements in all queues does not exceed O(M) + f (N ) for any f (N ) ∈ ω(log N ) except with negligible failure probability. It is not hard to see that these M eviction queues can be implemented with O(M) + f (N ) for any f (N ) ∈ ω(log N ) space in total and O(1) cost per operation.
• Separately, store the entries of all M eviction queues in a single deamortized Cuckoo hash table [2] inside the scratch bank. Such a deamortized Cuckoo hash table can achieve O(1) cost per operation (insertion, removal, lookup) except with negligible failure probability. When an element is popped from or pushed to any of the eviction queues, it is also inserted or removed in this big deamortized Cuckoo hash table. However, when an element must be read and removed from any of the eviction queues, then the element is looked up from the big hash table and it is just marked as deleted. When time comes for this element to be popped from some queue during the eviction process, a dummy eviction is performed.
Theorem 2. (O-NRAM simulation of arbitrary RAM programs: uniform word size model) Any N-word RAM with a word size of W = f (N ) log N bits can be simulated by an oblivious NRAM that consumes O(1) words of CPU cache, and with O(M) memory banks each of O(M
words in size, for any constant 0 < δ < 1.
The oblivious NRAM simulation incurs O(log f (N ) N ) runtime blowup and bandwidth blowup. As special cases of interest:
• When the word size is W = N bits, the runtime blowup and bandwidth blowup are both O(1).
• When the word size is W = c log N bits for some constant c > 1, the runtime blowup and bandwidth blowup are both O(log N ).
Theorem 3. (O-NRAM simulation of arbitrary RAM programs: non-uniform word size model) Any N -word RAM with a word size of W = (log 2 N ) bits can be simulated by an oblivious NRAM (with non-uniform word sizes) that consumes O(W ) bits of CPU cache, and with O(M) memory banks each of O(W · (M + N /M + N δ )) bits in size. Further, the oblivious NRAM simulation incurs O(1) bandwidth blowup and O(log N ) runtime blowup.
Note that for the non-uniform version of the theorem, we state the memory bank and cache sizes in terms of bits instead of words to avoid confusion. In both the uniform and non-uniform versions of the theorem, an interesting point of parametrization is when M = O( √ N ), and each bank is O(W √ N ) bits in size. The proofs for these two theorems follow directly the analysis for the recursive construction of oblivious NRAM from Sect. 3.1, given each access to the scratch bank costs only a constant overhead.
Sequential Oblivious Simulation of Parallel Programs
We are eventually interested in parallel oblivious simulation of parallel programs (Sect. 5). As a stepping stone, we first consider sequential oblivious simulation of parallel programs. However, we emphasize that the results in this section can be of independent interest. In particular, one way to interpret these results is that "parallelism facilitates obliviousness". Specifically, if a program exhibits a sufficient degree of parallelism, then this program can be made oblivious at only const overhead in the network RAM model. The intuition for why this is so, is that instructions in each parallel time step can be executed in any order. Since subsequences of instructions can be executed in an arbitrary order during the simulation, many sequences of memory requests can be mapped to the same access pattern, and thus the request sequence is partially obfuscated.
Warmup: Restricted Parallel RAM to Oblivious NRAM
Our goal is to compile any P-parallel RAM (not necessarily restricted), into an efficient O-NRAM. As an intermediate step that facilitates presentation, we begin with a basic construction of O-NRAM from any restricted, parallel RAM. In the following section, we extend to a construction of O-NRAM from any parallel RAM (not necessarily restricted). Since we present our construction for the most general case-when the underlying PRAM is in the CRCW PRAM model-it follows that our final compiler works when the underlying P-parallel RAM is in the EREW, CREW, or common/arbitrary/priority CRCW PRAM model.
Let PRAM := D, state 1 , . . . , state P , 1 , . . . P be a restricted P-Parallel RAM, for P := P(λ) ∈ ω(M log N ). We now present an O-NRAM simulation of PRAM that requires M + 1 memory banks, each with O(N /M + P) physical memory, where N is the database size. 2 The setup phase takes the initial states of the PRAM, including the memory array D and the initial CPU state, and compiles them into the initial states of the oblivious NRAM denoted ONRAM.
Setup: Pseudorandomly Assign Memory Words to Banks
To do this, the setup algorithm chooses a secret key K , and sets ONRAM.state = PRAM.state||K . Each memory bank of ONRAM will be initialized as a Cuckoo hash table. Each memory word in the PRAM's initial memory array D will be inserted into the bank numbered (PRF K (vaddr) mod M) + 1, where vaddr is the virtual address of the word in PRAM. Note that the ONRAM's (M + 1)th memory bank is reserved as a scratch bank whose usage will become clear later.
Simulating Each
Step of the PRAM's Execution Each doNext() operation of the PRAM will be compiled into a sequence of instructions of the ONRAM. We now describe how this compilation works. Our presentation focuses on the case when the next instruction's op-codes are reads or writes. Wait or stop instructions are left unmodified during the compilation.
As shown in Fig. 3 , for each doNext instruction, we first compute the batch of instructions I 1 , . . . , I P , by evaluating the P parallel next-instruction circuits 1 , . . . , P . This results in P parallel read or write memory operations. This batch of P memory operations (whose memory addresses are guaranteed to be distinct in the restricted parallel RAM model) will then be served using the subroutine Access.
We now elaborate on the Access subroutine. Each batch will have P := P(λ) ∈ ω(M log N ) memory operations whose virtual addresses are distinct. Since each virtual address is randomly assigned to one of the M banks, in expectation, each bank will get P/M = ω(log N ) hits. Using a balls-and-bins analysis, we show that the number of hits for each bank is highly concentrated around the expectation. In fact, the probability of any constant factor, multiplicative deviation from the expectation is negligible in N (and therefore also negligible in λ, since N ≥ λ). Therefore, we choose max := 2(P/M) for each bank, and make precisely max number of accesses to each memory bank. Specifically, the Access algorithm first scans through the batch of P ∈ ω(M log N ) memory operations, and assigns them to M queues, where the mth queue stores requests assigned to the mth memory bank. Then, the Access algorithm sequentially serves the 2 In fact, it is possible to use here a k-wise independent hash function, instead of a PRF, as long as k is sufficiently large. In particular, we must choose k so that the k-wise independent hash function "fools" Chernoff bounds. As shown in the seminal work of [40] , this can be achieved by setting k := k(N ) for any function such that k(N ) ∈ ω(log N ). In fact, "almost" k-wise independent hash functions [1] can also be used for load-balancing. Leveraging the analysis from [36] , it can be shown that such hash function can be constructed such that every invocation is poly(log log N ) cost per evaluation. In this paper, our model assumes that the cost to evaluate the hash is a unit cost. requests to memory banks 1, 2, . . . , M, padding the number of accesses to each bank to max. This way, the access patterns to the banks are guaranteed to be oblivious.
The description of Fig. 4 makes use of M queues with a total size of P ∈ ω(M log N ) words. It is not hard to see that these queues can be stored in an additional scratch bank of size O(P), incurring only constant number of accesses to the scratch bank per queue operation. Further, in Fig. 4 , the time at which the queues are accessed, and the number of times they are accessed are not dependent on input data (notice that Line 7 can be done by linearly scanning through each queue, incurring a max cost each queue).
Cost Analysis Since max = 2(P/M), in Fig. 4 (see Theorem 4), it is not hard to see each batch of P ∈ ω(M log N ) memory operations will incur (P) accesses to data banks in total, and (P) accesses to the scratch bank. Therefore, the ONRAM incurs only a constant factor more total work and bandwidth than the underlying PRAM.
Theorem 4. Let PRF be a family of pseudorandom functions, PRAM be a restricted P-Parallel RAM for P := P(λ) ∈ ω(M log N ), and let max := 2(P/M). Then, the construction described above is an oblivious simulation of PRAM using M banks each of size O(N /M + P) words. The oblivious simulation performs total work that is constant factor larger than that of the underlying PRAM.
Proof. Assuming the execution never aborts (Line 6 in Fig. 4) , then Theorem 4 follows immediately, since the access pattern is deterministic and independent of the inputs. Therefore, it suffices to show that the abort happens with negligible probability on Line 6. This is shown in the following lemma. Fig. 4 occurs only with negligible probability (over choice of the PRF). Remark 1. We note that with our choice of parameters, P := P(λ) ∈ ω(M log N ), the abort probability is at most M · exp(− P 3M ). Since we assume N ≥ λ and N ∈ poly(λ), we can choose a particular f (λ) ∈ ω(log(λ)) and set P := M · f (λ), thus achieving abort probability at most M · exp(− f (λ)/3). As a concrete instantiation, we can set λ = 2 12 = 4096 and f (λ) := log 2 (λ), achieving abort probability exp(−48) < 2 −70 , corresponding to more than 70 bits of security. Since in practice, the size of memory, N , will be far larger than 4096 words, we believe the above settings are reasonable.
Lemma 2. Let max := 2(P/M). For any PRAM and any input x, abort on Line 6 of
Proof. We first replace PRF with a truly random function f . Note that if we can prove the lemma for a truly random function, then the same should hold for PRF, since otherwise we obtain an adversary breaking pseudorandomness.
We argue that the probability that abort occurs on Line 6 of Fig. 4 in a particular step i of the execution is negligible. By taking a union bound over the (polynomial number of) steps of the execution, the lemma follows.
To upper bound the probability of abort in some step i, consider a thought experiment where we change the order of sampling the random variables: We run PRAM(x) to precompute all the PRAM's instructions up to and including the ith step of the execution (independently of f ), obtaining P distinct virtual addresses, and only then choose the outputs of the random function f on the fly. That is, when each virtual memory address vaddr p in step i is serviced, we choose m := f (vaddr p ) uniformly and independently at random. Thus, in step i of the execution, there are P distinct virtual addresses (i.e., balls) to be thrown into M memory banks (i.e., bins). For P ∈ ω(M log N ), we have expected load P/M ∈ ω(log N ) and so the probability that there exists a bin i ∈ M whose load, load i , exceeds 2(P/M) is
where (4.1) follows due to standard multiplicative Chernoff bounds and (4.2) follows since P/M = ω(log N ).
We note that in order for the above argument to hold, the input x cannot be chosen adaptively, and must be fixed before the PRAM emulation begins. if op = read then wdata := rdata
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WriteBank(m, vaddr, wdata) 5 . Obliviously serving a batch of P memory request, not necessarily with distinct virtual addresses. The current description allows for the underlying PRAM to be EREW, CREW, common/arbitrary/priority CRCW, where we assume priority CRCW gives priority to maximum processor id p (priority for minimum processor id can be supported by iterating from p = P to 1 in line 1).
Parallel RAM to Oblivious NRAM
Use a Hash Table to Suppress Duplicates In Sect. 4.1, we describe how to obliviously simulate a restricted parallel RAM in the NRAM model. We now generalize this result to support any P-parallel RAM, not necessarily restricted ones. The difference is that for a generic P-parallel RAM, each batch of P memory operations generated by the nextinstruction circuit need not have distinct virtual addresses. For simplicity, imagine that the entire batch of memory operations are reads. In the extreme case, if all P ∈ ω(M log N ) operations correspond to the same virtual address residing in bank m, then the CPU should not read bank m as many as P number of times. To address this issue, we rely on an additional Cuckoo hash table [38] denoted HTable to suppress the duplicate requests (see Fig. 5 , and the doNext function is defined the same way as Sect. 4.1).
The HTable will be stored in the scratch bank. For simplicity of presentation, we employ a fully deamortized Cuckoo hash table [21, 22] . 3 As shown in Fig. 5 , we need to support hash table insertions, lookups, and moreover, we need to be able to iterate through the hash table. We now make a few remarks important for ensuring obliviousness. Line 1 of Fig. 5 performs P ∈ ω(M log N ) number of insertions into the Cuckoo hash table. Due to the analysis of [21, 22] , we know that these insertions will take O(P) number of accesses with all but negligible probability. Therefore, to execute Line 1 obliviously, we simply need to pad with dummy memory accesses to the scratch bank up to some max = c · P, for an appropriate constant c.
Next, we describe how to execute the loop at Line 2 obliviously. The total size of the Cuckoo hash table is O(P). To iterate over the hash table, we simply make a linear scan through the hash table. Some entries will correspond to dummy elements. When iterating over these dummy elements, we simply perform dummy operations for the for loop. Finally, observe that Line 17 performs a batch of P lookups to the Cuckoo hash table. Again, due to the analysis of [21, 22] , we know that these lookups will take O(P) number of accesses to the scratch bank with all but negligible probability.
Cost Analysis Since max = 2(P/M) (see Theorem 4), it is not hard to see each batch of P = ω(M log N ) memory operations will incur O(P) accesses to data banks in total, and O(P) accesses to the scratch bank. Note that this takes into account the fact that Line 1 and the for-loop starting at Line 2 are padded with dummy accesses. Therefore, the ONRAM incurs only a constant factor more total work and bandwidth than the underlying PRAM.
Theorem 5. Let max = 2(P/M).
Assume that PRF is a secure pseudorandom function, and PRAM is a P-Parallel RAM for P := P(λ) ∈ ω(M log N ). Then, the above construction obliviously simulates PRAM in the NRAM model, incurring only a constant factor blowup in total work and bandwidth consumption.
Proof. (Sketch) Similar to the proof of Theorem 4, except that now we have the additional hash table. Note that obliviousness still holds, since, as discussed above, each batch of P memory requests requires O(P) accesses to the scratch bank, and this can be padded with dummy accesses to ensure the number of scratch bank accesses remains the same in each execution.
Parallel Oblivious Simulation of Parallel Programs
In the previous section, we considered sequential oblivious simulation of programs that exhibit parallelism-there, we considered parallelism as being a property of the program which will actually be executed on a sequential machine. In this section, we consider parallel and oblivious simulations of parallel programs. Here, the programs will actually be executed on a parallel machine, and we consider classical metrics such as parallel runtime and total work as in the parallel algorithms literature.
We introduce the Network PRAM model-informally, this is a network RAM with parallel processing capability (see Sect. 2.6 for the formal definitions). Our goal in this section will be to compile a PRAM into an oblivious network PRAM (O-NPRAM), a.k.a., the "parallel-to-parallel compiler".
Our O-NPRAM is the network RAM analog of the oblivious parallel RAM (OPRAM) model by Boyle et al. [7] (see Sect. 2.6 for the formal definitions). Goldreich and Ostrovsky's logarithmic ORAM lower bound (in the sequential execution model) directly implies the following lower bound for standard OPRAM [7] : Let PRAM be an arbitrary PRAM with P processors running in parallel time t. Then, any P-parallel OPRAM sim-ulating PRAM must incur (t log N ) parallel time. Clearly, OPRAM would also work in our network RAM model albeit not the most efficient, since it is not exploiting the fact that the addresses in each bank are inherently oblivious. In this section, we show how to perform oblivious parallel simulation of "sufficiently parallel" programs in the network RAM model, incurring only O(log * N ) blowup in parallel runtime, and achieving optimal total work. Our techniques make use of fascinating results in the parallel algorithms literature [4, 5, 27] . Preliminary: Parallel Static Hashing We will also rely on a parallel, static hashing algorithm [5, 27] , by Bast and Hagerup. The static parallel hashing problem takes n elements (possibly with duplicates), and in parallel creates a hash table of size O(n) of these elements, such that later each element can be visited in O(1) time. In our setting, we rely on the parallel hashing to suppress duplicate memory requests. Bast and Hagerup show the following lemma: Lemma 4. (Log * -time parallel static hashing [5, 27] ) There is a constant > 0 such that for all τ ≥ log * n, there is a parallel, static hashing algorithm (in the arbitrary CRCW PRAM model), such that hashing n elements (which need not be distinct) can be done in O(τ ) parallel time, with O(n/τ ) processors and O(n) space, succeeding with 1 − 2 −(log n) τ/ log * n − 2 −n probability.
Construction of Oblivious
Construction We now present a construction that allows us to compile a P-parallel PRAM, where P = M 1+δ for any constant δ > 0, into a O(P/ log * P)-parallel oblivious NPRAM. The resulting NPRAM has O(log * P) blowup in parallel runtime, and is optimal in total amount of work.
In the original P-parallel PRAM, each of the P processors does constant amount of work in each step. In the oblivious simulation, this can trivially be simulated in O(log * P) time with O(P/ log * P) processors. Therefore, clearly the key is how to obliviously fetch a batch of P memory accesses in parallel with O(P/ log * P) processors, and O(log * P)
/* All steps can be executed in O(log * P ) time with P = O(P/ log * P ) processors with all but negligible probability.*/ 1: Using the scratch bank as memory, run the parallel hashing algorithm in time O(τ ) ∈ O(log * P ), where τ := 2 log * P on the batch of P = M 1+δ memory requests to suppress duplicate addresses. Denote the resulting set as S, and pad S with dummy requests to the maximum length P . This part fails with at most negligible probability (probability 2 −(log P ) 2 + 2 −P ). 2: In parallel, assign colors to each memory request in the array S. For each real memory access {op, vaddr, wdata}, its color is defined as (PRF K (vaddr) mod M ) + 1. Each dummy memory access is assigned a random color. It is not hard to see that each color has no more than max := 2(P/M) requests except with negligible probability (probability M · exp(−
Using the scratch bank as memory, run the parallel colored compaction algorithm to assign the array S to M preallocated queues each of size max (residing in the scratch bank). The algorithm fails with negligible probability (probability 2 −P ). is assigned the k-th memory request iff (k mod P ) = i. Dummy requests incur accesses to the corresponding banks as well.
For each request coming from processor p, the result of the fetch is stored in an array result [p] in the scratch bank.
Fig. 6.
Obliviously serving a batch of P memory requests using P := O(P/ log * P) processors in O(log * P) time. In Steps 1, 2, and 3, each processor will make exactly one access to the scratch bank in each parallel execution step-even if the processor is idle in this step, it makes a dummy access to the scratch bank. Steps 1 through 3 are always padded to the worst-case parallel runtime.
time. We describe such an algorithm in Fig. 6 . Using a scratch bank as working memory, we first call the parallel hashing algorithm to suppress duplicate memory requests. Next, we call the parallel colored compaction algorithm to assign memory request to their respective queues-depending on the destination memory bank. Finally, we make these memory accesses, including dummy ones, in parallel. • If the underlying PRAM executes in t parallel steps, then the oblivious NPRAM executes in O(t log * P) parallel steps utilizing O(P/ log * P) processors. We also say that the NPRAM has O(log * P) blowup in parallel runtime.
• The total work of the oblivious NPRAM is asymptotically the same as the underlying PRAM.
Proof. We note that our underlying PRAM can be in the EREW, CREW, common CRCW or arbitrary CRCW models. Our compiled oblivious NPRAM is in the arbitrary CRCW model. We now prove security and costs separately.
Security Proof Observe that Steps 1, 2, and 3 in Fig. 6 make accesses only to the scratch bank. We make sure that each processor will make exactly one access to the scratch bank in every parallel step-even if the processor is idle in this step, it makes a dummy access. Further, Steps 1 through 3 are also padded to the worst-case running time. Therefore, the observable memory traces of Steps 1 through 3 are perfectly simulatable without knowing secret inputs. For
Step 4 of the algorithm, since each of the M queues are of fixed length max, and each element is assigned to each processor in a round-robin manner, the bank number each processor will access is clearly independent of any secret inputs, and can be perfectly simulated (recall that dummy request incur accesses to the corresponding banks as well). Costs First, due to Lemma 2, each of the M queues will get at most 2(P/M) memory requests with probability 1 − negl(N ). This part of the argument is the same as Sect. 4. Now, observe that the parallel runtime for Steps 2 and 4 are clearly O(log * P) with O(P/ log * P) processors. Based on Lemmas 4 and 3, Steps 1 and 3 can be executed with a worst-case time of O(log * P) on O(P/ log * P) processors as well. We note that the conditions M = N and P = M 1+δ ensure negl(N ) = negl(λ) failure probability. Specifically, the failure probability will be O(2 −(log P) 2 
Analysis of Deamortized Cuckoo Hash Table
In this section, we first describe the Cuckoo hash table of Arbitman et al. [2] and our modification of its parameters. Throughout this section, we follow [2] nearly verbatim. We describe the data structure of Arbitman et al. [2] in terms of a parameter g(N ). In the construction/proof of Arbitman et al. [2] , the parameter g(N ) was set to be some function in O(log N ). In contrast, in our construction/proof, we choose g(N ) to be any function g(N ) ∈ ω(log N ).
The data structure uses two tables T 0 and T 1 , and two auxiliary data structures: a queue, and a cycle-detection mechanism. Each table consists of r = (1 + )n entries for some small constant > 0. Elements are inserted into the tables using two hash functions h 0 , h 1 : U → 0, . . . , r − 1, which are independently chosen at the initialization phase. We assume that the auxiliary data structures satisfy the following properties:
1. The queue is constructed to store g(N ), number of elements at any point in time. The queue of Arbitman et al. [2] was required to support the operations Lookup, Delete, PushBack, PushFront, and PopFront in worst-case O(1) time (with 1 − 1/ poly(N ) probability over the randomness of its initialization phase). In our case, we require that the queue support the operations Lookup, Delete, PushBack, PushFront, and PopFront in worst-case O(1) time (with all but negligible probability over the randomness of its initialization phase). 2. The cycle-detection mechanism is constructed to store g(N ), elements at any point in time. The cycle-detection mechanism of Arbitman et al. [2] was required to support the operations Lookup, Insert and Reset in worst-case O(1) time (with 1 − 1/N probability over the randomness of its initialization phase). In our case, we require that the cycle-detection mechanism support the operations Lookup, Insert and Reset in worst-case O(1) time (with all but negligible probability over the randomness of its initialization phase).
An element x ∈ U can be stored in exactly one out of three possible places: entry h 0 (x) of table T 0 , entry h 1 (x) of table T 1 , or the queue. The lookup procedure is straightforward: when given an element x ∈ U, query the two tables and if needed, perform lookups in the queue. The deletion procedure is also straightforward by first searching for the element, and then deleting it. Our insertion procedure is parametrized by a value L = L(N ), for any L(N ) ∈ ω(1), and is defined as follows. Given a new element x ∈ U, we place the pair (x, 0) at the back of the queue (the additional bit 0 indicates that the element should be inserted to table T 0 ). Then, we take the pair at the head of the queue, denoted (y, b) , and place y in entry T b [h b (y)]. If this entry is not occupied, we again take the pair that is currently stored at the head of the queue, and repeat the same process. If the entry T b [h b (y)] is occupied, however, we place its previous occupant z in entry
and so on, as in the above description of cuckoo hashing. After L elements have been moved, we place the current nestless element at the head of the queue, together with a bit indicating the next table to which it should be inserted, and terminate the insertion procedure.
We next restate Theorem 1: In the following, we describe the instantiation of the auxiliary data structures of Arbitman et al. [2] in terms of a parameter g(N ). In the construction/proof of Arbitman et al. [2] , the parameter g(N ) was set to be some function in O(log N ). In contrast, in our construction/proof we choose g(N ) to be any function g(N ) ∈ ω(log N ).
The Queue We will argue that with overwhelming probability the queue contains at most g(N ) elements at any point in time. Therefore, we design the queue to store at most g(N ) elements, and allow the whole data structure to fail if the queue overflows. Although a classical queue can support the operations PushBack, PushHead, and PopFront in constant time, we also need to support the operations Lookup and Delete in k(N ) time, for any k(N ) ∈ ω(1) (In Arbitman et al. [2] , they required k(N ) ∈ O(1)). One possible instantiation is to use k := k (N ) arrays A 1 , . . . , A k each of size N δ , for some δ < 1. Each entry of these arrays consists of a data element, a pointer to the previous element in the queue, and a pointer to the next element in the queue. In addition, we maintain two global pointers: the first points to the head of the queue, and the second points to the end of the queue. The elements are stored using a function h chosen from a collection of pairwise independent hash functions. Specifically, each element x is stored in the first available entry among
For any element x, the probability that all of its k possible entries are occupied when the queue contains at most g (N ) elements is upper bounded by (g(N )/N δ ) k , which can be made negligible by choosing an appropriate k (in Arbitman et al. [2] , this quantity could be made as small as 1/ poly(N ) through appropriate choice of k).
The Cycle-Detection Mechanism As in the case of the queue, we will argue that with all but negligible probability the cycle-detection mechanism contains at most g(N ), elements at any point in time (in Arbitman et al. [2] this probability was 1−1/ poly(N )). Therefore, we design the cycle-detection mechanism to store at most g(N ) elements, and allow the whole data structure to fail if the cycle-detection mechanism overflows. One possible instantiation is to use the above-mentioned instantiation of the queue together with any standard augmentation that enables constant time resets.
Note that in our case of negligible failure probability, the size of the queue and the cycle-detection mechanism are both bounded by g(N ) = O(log N ), instead of being bounded by log N as in [2] . It is not hard to see that as long as the auxiliary data structures do not fail or overflow, all operations are performed in time O (1) . Thus, our goal is to prove that with 1 − negl(N ) = 1 − negl(λ) probability, the data structures do not overflow.
We continue with the following definition, which will be useful for the efficiency analysis. For an element x ∈ U we denote by C S,h 0 ,h 1 (x) the connected component that contains the edge (h 0 (x), h 1 (x)) in the cuckoo graph of the set S ⊆ U with functions h 0 and h 1 .
Similarly to [2] , in order to prove Theorem 7, we require the following lemma: By using Lemma 5 and applying a union bound, we have that E 1 occurs with probability 1 − negl(N ).
We denote by stash(S j , h 0 , h 1 ) the number of stashed elements in the cuckoo graph of S j with hash functions h 0 and h 1 . Denote by E 2 the event in which for every 1 ≤ j ≤ N / f (N ), it holds that stash(S j , h 0 , h 1 ) ≤ k. A lemma of Kirsch et al. [28] implies that for k = ω(1), the probability of the event E 2 is at least 1 − negl(N ) = 1 − negl(λ).
The following lemmas prove The proofs of Lemmas 6 and 7 follow exactly as in [2] , except the log N parameter from [2] 
Proving Lemma 5
As in [2] , Lemma 5 is proved via Lemmas 8 and 9 below. Given these, the proof of Lemma 5 follows identically to the proof in [2] .
Let G (N , N , 
where the graph G = (L , R, E) is sampled from G (N , N , p) .
We first consider a slightly weaker claim that bounds the size of the union of several connected components: 
The proof of our Lemma 9 follows from Lemma 6.2 of [2] . Specifically, we observe that their Lemma 6.2 works for any choice of T (even though in their statement of Lemma 6.2, they require T ≤ log N . In particular, their Lemma 6.2 works for T = f (N ).
Next, the proof of our Lemma 8 can be obtained via a slight modification of the proof of Lemma 6.1 of [2] . Specifically, in their proof, they choose a constant c 3 .
By instead setting c 3 = ω(1), and using Lemma 9 to upper-bound Pr To get from Lemmas 8 to 5, we can go through the exact same arguments as [2] to show that G (N , N , p) is a good approximation of the Cuckoo graph distribution for an appropriate choice of p. Note that in our case of negligible failure probability, the size of the queue is bounded by 2 f (N ) + k(N ) elements and the cycle-detection mechanism is bounded by (c 2 + 1) f (N ). Thus, again, by setting g(N ) ∈ ω(log n), we can find appropriate f (N ) ∈ ω(log n) and k(N ) ∈ ω (1) , that satisfy the restrictions on f (N ), k(N ) required in the exposition above.
Conclusion
We define a new model for oblivious execution of programs, where an adversary cannot observe the memory offset within each memory bank, but can observe the patterns of communication between the CPU(s) and the memory banks. Under this model, we demonstrate novel sequential and parallel algorithms that exploit the "free obliviousness" within each bank, and asymptotically lower the cost of oblivious data accesses in comparison with the traditional ORAM [20] and OPRAM [7] . In the process, we propose novel algorithmic techniques that "leverage parallelism for obliviousness". These techniques have not been used in the standard ORAM or OPRAM line of work, and demonstrate interesting connections to the fundamental parallel algorithms literature.
